Abstract: This paper reviews recent developments in the use of reversible synthesis techniques in the reversible and quantum logic circuit design of binary and multiplevalued switching functions. In particular, this paper reviews the specific developments and various uses of spectral transforms and functional expansions, group theory, and cellular automata in the reversible logic synthesis of digital functions.
Introduction
A (k, k) reversible circuit is a circuit that has the same number of inputs (k) and outputs (k) and is a one-to-one mapping between the vectors of inputs and the vectors of outputs, thus the vector of input states can be always uniquely reconstructed from the vector of output states [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] . Thus, a (k, k) reversible map is a bijective function which is both injective ("one-to-one") and surjective ("onto"). The auxiliary outputs and inputs that are needed only for the purpose of reversibility are called "garbage" outputs and "garbage" inputs respectively. These are auxiliary outputs and inputs from which a reversible map is made. A (k, k) conservative circuit has the same number of inputs (k) and outputs (k) and has the same number of values in inputs and outputs (e.g., the same number of ones in inputs and outputs for binary, the same number of ones and twos in inputs and outputs for ternary, etc) [1, 5, 10] . Motivations for pursuing the possibility of implementing circuits using reversible logic (RL) would include items such as: (1) power: the fact that, theoretically, the internal computations in RL systems consume no power. It is shown in [7] that a necessary (but not sufficient) condition for not dissipating power in any physical circuit is that all system circuits must be built using fully reversible logical components. For this reason, different technologies have been studied to implement reversible logic in hardware, such as adiabatic CMOS [14] , optical [11] , and quantum [10] . Fully reversible digital systems will greatly reduce the power consumption (theoretically eliminate) through three conditions: (i) logical reversibility: the vector of input states can always be uniquely reconstructed from the vector of output states, (ii) physical reversibility: the physical switch operates backwards as well as forwards, and (iii) the use of "ideal-like" switches: switches that have no parasitic resistances; (2) size: since the newly emerging quantum computing technology must be reversible [10] , the current trends related to more dense hardware implementations are heading towards 1 Angstrom, at which quantum mechanical effects have to be accounted for; and (3) speed: if the properties of quantum superposition and entanglement can be usefully employed in the reversible circuit design context, significant computational speed enhancements can be expected [1, 10] . One of the advantages of using such RL circuits is their potential utilization in adiabatic lowpower VLSI circuit designs [14] for several applications in analogy to the role of classical circuits in non-adiabatic VLSI design [15, 16] .
Several spectral-based techniques for the reversible logic synthesis are presented in Section 2. Group-based method for RL representation is presented in Section 3. Elementary cellular automata (ECA) -based methods for RL synthesis is shown in Section 4. Conclusions and future work are presented in Section 5. Although the review presented in this paper is conducted for the second and third radices of Galois logic, the extensions to higher radices and other logics use similar methods as well.
Spectral-Based Synthesis
Spectral techniques have been extensively used in the classical domain in the design of logic functions [1, [17] [18] [19] . This section presents several methods that are used in the spectral-based design of two-valued and multiple-valued reversible and quantum circuits.
Reversible expansions and reversible spectral transforms
Galois field (GF) possesses desired properties that are useful in circuit applications like testing [20] . Figure 1 shows GF addition and multiplication for ternary radix. Let us define the 1-Reduced Post Literal (1-RPL) [1] :
For example, 0 x, 1 x, 2 x are the zero, first, and second polarities of the 1-RPL, respectively. The fundamental Shannon expansion over GF (3) for a ternary function with a single variable is [1, 19] :
where f 0 = f (x = 0), f 1 = f (x = 1), and f 2 = f (x = 2). Using the addition and multiplication over GF (3) , and the axioms of GF (3), it can be shown that the 1-RPLs defined in Equation (1) , are related to the shifts of variables over GF (3) in terms of powers as follows [1] :
After the substitution of Equations (3) through (11) in Equation (2), and after the minimization of the terms according to the axioms of Galois field, one obtains the following Equations:
Equations (2) and (12) - (14) are the fundamental ternary Shannon and Davio expansions for a single variable, respectively. These Equations can be re-written in the following matrix-based forms [1, 19] , respectively:
The extension of the multiple-valued Shannon and Davio expansions for two or more variables is obtained using the Kronecker product of the vector of the basis functions and the Kronecker product of the transform matrix [19] (cf. Equation (33)).
Definition 1.
The matrix that is constructed from the permutations of many basis functions of the same type for the corresponding spectral transform is called Generalized Basis Function Matrix (GBFM) [1] .
Definition 2.
From the total space of the all possible Generalized Basis Function Matrices, the matrices that produce reversible expansions are called Reversible Generalized Basis Function Matrices (RGBFM) [1] .
A necessary and sufficient condition to generate the reversible multi-valued Shannon expansions is that the order of the permuted basis functions in the GBFM should satisfy the following constraint: in any given row or column the elements in that row or column are different than the elements in the adjacent positions of the other rows or columns [1] .
Example 1.
The following is the ternary Shannon transform over GF (3) . O  I  O  I  O  I  O  I  O  I  O  I  O  I  O  I  O  0000 0000 0100 1000 0200 2000 1000 0010 1100 1010 1200 2010 2000 0020 2100 1020 2200 2020  0001 0001 0101 0011 0201 0021 1001 0101 1101 0111 1201 0121 2001 0201 2101 0211 2201 0221  0002 0002 0102 0102 0202 0202 1002 1002 1102 1102 1202 1202 2002 2002 2102 2102 2202 2202  0010 0100 0110 1100 0210 2100 1010 0110 1110 1110 1210 2110 2010 0120 2110 1120 2210 2120  0011 1001 0111 1011 0211 1021 1011 1101 1111 1111 1211 1121 2011 1201 2111 1211 2211 1221  0012 0012 0112 0112 0212 0212 1012 1012 1112 1112 1212 1212 2012 2012 2112 2112 2212 2212  0020 0200 0120 1200 0220 2200 1020 0210 1120 1210 1220 2210 2020 0220 2120 1220 2220 2220  0021 2001 0121 2011 0221 2021 1021 2101 1121 2111 1221 2121 2021 2201 2121 2211 2221 2221  0022 0022 0122 0122 0222 0222 1022 1022 1122 1122 1222 1222 2022 2022 2122 2122 2222 2222 Example 2. Lets produce the reversible ternary Shannon expansions for ternary Galois logic using all possible permutations of the RGBFM of the ternary Shannon transform matrix [ I ] [1] given that input c is produced in the output.
Using the same method that was utilized for deriving Equation (16) from Equation (15) using Equations (1) and (3)- (11) , there exist for Equation (26) three Davio types for each row of the RSGBFM. The following are the D 0 -type expansions for
By using results from Equation (20) , this shows the reversibility in Equations (30) - (32) .
In addition to reversibility, the reversible Shannon and Davio expansions shown in this Section are also conservative [1] . The importance of conservativeness in such expansions stems from the fact that the property of conservativeness reflects the physical law of energy preservation: no energy can be created or destroyed, but can be transformed from one form to another. Thus reversible conservative expansions will incorporate the fundamental law of energy preservation into the logic design of systems [5] .
Reversible primitives (gates)
The reversible formulation in Section 2.1 has been used in deriving families of reversible gates [1] . For example, Figures 2a and 2b represent one possible logic circuit realizations for Equations (21) and (24) respectively, where all inputs {c, f 0 , f 1 , f 2 } and outputs {c, f r0 , f r1 , f r2 } can have any of the ternary values {0, 1, 2}. The process of forward permutation of cofactors [1] is illustrated at the outputs of the ternary reversible Shannon primitives in Figures 2a and 2b , respectively. (21) and (24), respectively.
Reversible decision trees (RDTs)
The classical logic Shannon and Davio expansions and spectral transforms are produced for higher dimensions using the Kronecker (tensor) product [1, 19] . The Kronecker product is defined for a transform matrix [M] as follows:
Although the Kronecker recursion defined in Equation (33) is used for the recursive generation of the transform matrices in the logic expansions such as in Equations (15) through (18) , the same Kronecker recursion can be used for the recursive generation of the RGBFMs for functions of several input variables [21] . This is shown as follows:
where n is the number of variables, r is the logic radix, RGBFM is any reversible generalized basis function matrix, and T.M. is the corresponding transform matrix. For example, for a two-variable third-radix Galois logic, Equation (34) becomes:
The general mathematical form in Equation (34) implies the recursive generation of the corresponding RDTs [21] . Example 3 shows an example for the generation of RDTs for ternary logic functions of two variables for the case of reversible Shannon DTs.
Example 3. For a ternary two-variable truth vector F, the following shows the use of the operation of Kronecker product for the recursive reversible expansion using the reversible Shannon expansion in Equation (20) [21] given that inputs a and b are produced in the outputs. Figure 3 shows the RDT synthesis for Equation (36). In Figure 3 , function inputs are values in the leaves, input control variables a and b propagate through each level to the outputs, and basis functions are located on the internal interconnects (edges) where -means 1-RPL for variable of value 0 (i.e., 0 a or 0 b), ---means 1-RPL for variable of value 1 (i.e., 1 a or 1 b), and − · − means 1-RPL for variable of value 2 (i.e., 2 a or 2 b).
If one multiplies each leaf value, going left-to-right, with all possible bottom-up paths (i.e., from the leaves to the roots) and add them over Galois field (using Figure  1 ) then one obtains the outputs { f r0 , . . . , f r8 }, respectively. The (11,11) reversible Shannon decision tree (RSDT) in Figure 3 is a multi-input multi-output specific type of DTs [21] . 
Reversible lattice circuits
Lattice circuits have been introduced as an important application of spectral transforms to reversible regular circuits [1, 22] . The algorithm for the synthesis of reversible lattice circuits depends on the hierarchical application of the process of permutation of cofactors that has been presented in Section 2.2 (e.g., see the output functions in Figures 2a and 2b , respectively). A general procedure for the construction of a reversible Shannon lattice circuit over n th radix logic is as follows (cf. Example 4) [1, 22] :
1. Utilizing a reversible Shannon primitive (from Section 2.1), assign the multivalued map of the function that is needed to be realized in the reversible lattice circuit for one output of the reversible Shannon primitive in the first level, and assign don't care maps for the rest of the primitive outputs at the first level. Also assign don't care maps to the "garbage" outputs of the primitives in each level of the reversible lattice circuit. These "garbage" outputs are needed only for the purpose of reversibility. (The process of assigning don't cares to multi-valued maps stems from the fact that one does not know a priori what will be the values of the leaves of the corresponding reversible lattice circuit.) 2. Following the output-to-input paths of the reversible Shannon primitive in the first level of the reversible lattice circuit, going from outputs-to-inputs, and using the reverse of the method of permutation of cofactors from Section 2.2 (e.g., constructing inputs from outputs in Figures 2a and 2b , for instance), construct new maps at the input of the reversible Shannon primitive by permuting the output cofactors (in the output maps) that correspond to the expansion variable in the first level. This process of permuting the output cofactors will result in new maps at the inputs of the reversible Shannon primitive at the first level. Thus, the contents of the input maps will result from the permutation of the values of the cofactors in maps at the output of the same reversible Shannon primitives at the first level.
3. Going from top-to-bottom and left-to-right in the reversible lattice circuit, repeat Step 2 for each expansion variable in each level (i.e., for each reversible Shannon primitive in every level) until one reaches multi-valued maps at the bottom of the reversible lattice circuit with each map having only a constant value from the set {0, 1, 2}.
Analysis Stage: An opposite process to the synthesis.
4. Following the input-to-output paths of the reversible Shannon primitives at the last level of the reversible lattice circuit, going from inputs-to-outputs, and using the forward method of permutation of cofactors from Section 2.2, construct new maps at the output of the reversible Shannon primitives by permuting the input cofactors (in the input maps) that correspond to the expansion variable in the last level. This process of permuting the input cofactors will result in multi-valued maps at the outputs of the reversible Shannon primitives at the last level. Thus, the contents of the output maps (at the last level) will result from the permutation of the values of the cofactors in maps at the inputs of the same reversible Shannon primitives.
5. Going from bottom-to-top and right-to-left of the reversible lattice circuit, repeat
Step 4 for each expansion variable in each level (i.e., for each reversible Shannon primitive in each level) until one reaches completely specified maps, in all wires through the reversible lattice circuit from bottom-totop and right-to-left, with no don't cares. Figure 4 illustrates the creation of the reversible ternary lattice circuit for the ternary function (F) using the reversible Shannon gate from Figure  2a . Note that, in Figure 4 , the desired output function is denoted as F and the "garbage" outputs (that are necessary only for reversibility) are denoted as G1 -G8. 
Example 4.

Reversible fast transform circuits
Spectral methods have also been used to synthesize reversible fast transform circuits [23] [24] [25] . The spectral transform S (i.e., the vector of spectral coefficients) for n variables is defined as follows [1, 19] : 
From Equations (38) - (46), one can note that:
Utilizing Equations (47) -(49), Figure 5 shows all of the (3,3) reversible kernels for Equations (38) -(46), respectively [24] .
Using Equations (47) , respectively. Figure 6 shows all of the six (9,9) classes of reversible circuits using the parallel orderings of spectral vectors from Equations (50) -(55), respectively [24] . Another type of (9,9) reversible butterfly circuits can be implemented for a ternary two-variable discrete function:
This is done by utilizing the (3,3) reversible kernel circuits in Figure 5 , Equations (38) - (40), and by using the Kronecker product (defined in Equation (33)) over GF(3) as follows: Figure 7 shows the two-variable (9,9) reversible butterfly circuits for Equations (56) -(58), respectively. The same two methods of (1) parallel orderings (cf. Figure 6 ) and (2) Kronecker recursion (cf. Figure 7) can be implemented for any Galois radix N and arbitrary number of variables N m (m = 1, 2, . . .) . Various families of fast permutation transform circuits for the reversible Shannon expansions have been also created [23, 26] .
Reversible decision diagrams (RDDs)
A decision diagram (DD) is a fundamental data structure that is used extensively to represent and manipulate logic functions [27] . Reversible decision diagrams have been created using two methods [1] : (1) direct synthesis from classical decision diagrams by using (a) reversible gates and (b) the careful and optimal use of outputs from a horizontal level to the next and a vertical level to the next in order to minimize the number of gates and garbage lines used, and (2) the use of the classical rules for obtaining the corresponding reversible decision diagrams from their corresponding reversible decision trees (e.g., Figure 3 ) [1] : (a) join all of the isomorphic nodes, and (b) remove all of the redundant nodes. The following is a simple example that illustrates the creation of a two-valued RDDs using the first method.
Example 5. This example shows the realization of the Boolean function F = ab ⊕ bc ⊕ ac using a reversible binary decision diagram (RBDD), as shown in Figure 8 . Note that, in Figure 8b , the binary reversible Shannon primitives [1] , also known as Fredkin gates [1] , are used in the internal nodes. 
Reversible cascade circuits
The reversible expansions, from Section 2.1, have an important circuit realization using cascades [1] . One important motivation for the use of such topology is that one of the most efficient ways to realize quantum circuits, that are intrinsically reversible, is by using cascade-based circuit topology of intercon-nected reversible quantum primitives [1] . Figure 9 shows two important multiplevalued reversible and quantum primitives: C-Not (C(NOT); Feynman) and C-CNot (C 2 NOT; C 2 (NOT); Toffoli) gates [1, 10] . As an example, by using the following reversible Davio 0 expansion (cf. Eqns. (30)-(32)):
One obtains the ternary reversible Davio 0 cascade shown in Fig. 10 , where the quantum notation for ternary reversible C-Not and C 2 NOT primitives is used [1] .
One can observe that, by using Equation (59), other cascade forms can be created. Therefore, an important issue becomes apparent, when analyzing Figure 10 and Equation (59) as an example, is that one would like to find optimal methods for the cascade circuit synthesis in terms of: (1) minimizing the number of garbage outputs (i.e., minimizing outputs that are needed only for the purpose of reversibility), and (2) minimizing the number of gates that are internally used. Fig. 10 . Ternary GF quantum cascade for the realization of the output f r0 in the reversible expansion in Equation (59).
A second important issue is the design of a reversible cascade that is quantumrealizable [1, 10] , i.e., the reversible circuit can be directly implemented (mapped) into a functioning quantum system. (This issue of technology mapping is important because while each quantum primitive is reversible, the opposite is not necessarily true, i.e., not each reversible primitive is quantum.) An important theorem that addresses this issue of quantum-realizable circuits is the theorem that states that any C 2 (U ) gate can be built from C(NOT ) gates, C(V ) gates, and C(V + ) gates, where V 2 = U (or VV = U ) and VV + = I (cf. Barenco et al. Theorem [10] .) For example,
e., square root of NOT gate) and V + = 1 2
square root of NOT
Hermitian gate).
Other spectral transforms that transform functions in the quantum domain Q Q Q (which is the linear complex Hilbert vector space), such as the quantum Fourier transform, the quantum Walsh transform, and the quantum Chrestenson transform, have been also addressed [1] as methods that can be used to design quantum circuits of quantum discrete functions in the quantum domain (space) Q Q Q.
Reversible systolic arrays
It has been shown in [28, 29] a new design method to implement m-ary logic functions bijectively through the realization of m-ary reversible functional expansions using m-ary reversible systolic arrays and the corresponding quantum systolic arrays as illustrated in Figure 11 . Since the architecture of conventional computers suffers from two inherent difficulties of (1) long communication paths and (2) the fact that the single CPU sequentially fetches and executes instructions, systolic architecture speeds up the computation through the following: (1) cost-effectiveness through simplicity and regularity, (2) concurrency (parallelism) through pipelining and multiprocessing, (3) regular communication wiring occurs only between neighboring processing elements (PEs) (i.e., the elimination of global broadcasting), and (4) I/O bandwidththroughput improvements, where in a systolic architecture three factors are fundamental: (1) the type of the processing element (PE), (2) the systolic topology, and (3) the input/output ordering of data items in the I/O streams. Figure 12 shows an example of a 2D reversible systolic array [28, 29] , where each pulsation in the array consists of the following operations: (1) shift and (2) multiply and add.
Basic processing cells that are used in the construction of reversible systolic arithmetic arrays are the add-multiply cells. This kind of cells has the three inputs {a, b, c} and the three outputs are {a = a, b = b, d = c + a * b}. One can assume six interface registers are attached at the I/O ports of a processing cell. All registers are clocked for synchronous transfer of data among adjacent cells. Hexagonally connected processors (i.e., processing elements (PEs)) can optimally perform matrix multiplication, where three data streams flow through the array in a pipelined fashion. One can follow the operation of the 2D reversible hexagonal systolic array by studying the data flow by moving transparencies of the band matrices over the network (cf. Figure 12) . The reversible systolic array can finish the band matrix multiplication in T time units, where: T = 3n + min(w1, w2). Therefore the computation time is linearly proportional to the dimension n of the matrix, and when the matrix bandwidths increase to w1 = w2 = n (for dense matrices Figure 12 shows the twodimensional (2D) reversible hexagonal systolic array [28, 29] 
that implements the operation of multiplying two band matrices [A A A] and [B B B].
Each propagating data level in the three data flow streams in Figure 12 is called a wave front, the initial values of the input [C C C] array elements (from the lower side in Figure 12 ) are all zeros, and the final (resulting) values of the output [C C C] array elements (from the upper side in Figure 12 ) are obtained over GF (3) + a 33 b 32 , c 42 = a 42 b 22 + a 43 b 32 , c 52 = a 53 b 32 , c 13 = a 11 b 13 + a 12 b 23 , c The topological distribution of the processing elements (PEs) in the systolic structure, shown in Figure 12 , is obtained as follows: # PEs in top-left = w 1 = 4, # PEs in top-right = w 2 = 4, # PEs in bottom = w 3 = 7, and the total # PEs = 4 · 4 = 16.
For the systolic implementation of m-ary functions using the corresponding GF(3), as an example of an m-ary GF logic, the matrix-based elements that are obtained using the GF (3) 
where:
Example 6 shows the reversible implementation, using the reversible Kung systolic array from Figure 12 , of the two-digit ternary multiplication which is performed utilizing the mod-multiplication operator.
Example 6. Table 3 shows the maps for the ternary multiplication (M) and the output carry (C out ). Table 3 . Ternary mod-multiplication for ternary 2-digit multiplier: (a) multiplication (M), and (b) carry out (C out ). The following is a bijective implementation, using GF(3) reversible 2D hexagonal Kung systolic array from Figure 12 , of the two-digit ternary multiplication which is performed using the mod-multiplication operator.
The upper implementation follows directly by the substitution of the array's values using the corresponding m-ary functional literals. A second way to implement the upper multiplier is by using the many-variable ternary Kronecker-based reversible Shannon expansion (cf. Equation (36)) and the following Davio expansion: 
where Figure 12 ) are given the corresponding values from the reversible Shannon and Davio expansions in a manner similar to the method used in Equations (60) and (61). In Example 6, the implementation (utilizing Figure 12 ) can be done in two ways: (1) using a single matrix -matrix multiplication systolic array that multiplies the first basis vector matrix by the second vector of weighted sum of cofactors, and (2) using two chained matrix-matrix multiplication systolic arrays where the first systolic array multiplies the spectral transform matrix [S S S] and the cofactors vector and the second systolic array multiplies the basis vector matrix and the output vector that results from the first systolic array.
the values of the arrays [A A A] and [B B B] (in
Although the Toffoli processing element (TPE) -based results that are presented in this section are illustrated for the case of the 2D hexagonal reversible systolic array, and since the add-multiply cell is the basic PE in these circuits and the TPE cell is the reversible GF counterpart of this fundamental add-multiply PE, other ternary add-multiply-based systolic arrays can be constructed reversibly using the interconnection between TPEs as well [28, 29] . Figure 13 shows the quantum circuit realization of the reversible systolic array from Figure 12 [28, 29] , where the quantum data called qubits (quantum bits) are used in the input data streams as shown.
Group-Theoretic Methods
A finite group G is a set of finite number of elements together with a binary operation (called the group operation) satisfying the properties of (1) closure, (2) associativity, (3) identity, and (4) inverse. Group theory has been used in the design of digital circuits [13, 30] . Since several of the primitives used in reversible logic perform specific permutations of inputs, and since group theory is a mathematical tool that offers a powerful representation of systems that exhibit internal symmetries (e.g., permutations), it becomes natural to think of group-theoretic compact representation of the Galois reversible primitives.
A symmetric group S n (i.e., of degree n and is the group of all permutations on n objects) is a permutation group of order n!, where each of the n! group operators (permutations) is a group element. As an example, Figure 14 shows the 2-cycle (transposition) group representations of several important classes of GF(2) (i.e., binary) reversible gates [21] . General k-cycle group representations for reversible circuits made of serial-interconnected and parallel-interconnected reversible primitives are done by performing the appropriate step-by-step permutations of each stage of the reversible circuit.
Example 7. Using the 2-cycle (i.e., transposition) group representations in Figure 14 tion in CA between constituent cells is limited to local interaction, and the overall structure can be viewed as a parallel processing device. Elementary Cellular Automata (ECA) as a special type of CA has been proven to be a powerful computing paradigm for the following properties: (1) universality: an ECA can model any discrete system, and thus it is a powerful logically complete system from which all functions can be obtained and can be used to model complex systems; (2) simplicity: an elementary cellular automaton is the building block of the elementary cellular automata, which is a simple structure that evolves over time using specific evolution rules, that leads to modeling complex discrete systems using such simple structures; and (3) regularity: the evolution of ECA to generate discrete time systems consists of geometrically evolving cellular grids. Set-theoretically, a regular ECA rule is a mapping of (s t (i − 1) ⊗ s t (i) ⊗ s t (i + 1)) onto s t+1 (i) (where ⊗ here means the Cartesian product). An ECA consists of an array of cells in one dimension (1-D) . In a Boolean ECA, each cell can take on one of two states {0, 1} where the binary string representing the array changes at discrete time steps (intervals). The Boolean ECA dynamics is commonly represented: (1) spatially: by a horizontal sequence of 0's and 1's or of white and black cells, and (2) temporally: time, in successive rows, is the vertical axis. The next state of any cell in ECA depends only upon its present "neighborhood", which includes (a) the state of the cell itself and (b) those of its immediate neighbors to the left and right. That is, if s t (i) is the state of cell i at time t, the dynamic law governing the Boolean ECA is described by the Boolean function (mapping):
Since there are 2 3 = 8 possible neighborhoods and since each neighborhood can map into either of the two states of s t (i + 1), then there are 2 8 = 256 mappings (or ECA rules).
The evolution that results from Equation (63) is an irreversible evolution [31, 32] ; the evolution of ECA according to Equation (63) in general leads to irreversible dynamics, i.e., result is not a one-to-one mappings between vectors of inputs and outputs, and thus the vector of input states cannot be always uniquely reconstructed from the vector of output states. To achieve reversible discrete dynamics, one may use the following alternative definition of ECA evolution [31, 32] :
where subscript c means conservative and subscript r means reversible, such that the (3,3) mappings from one step to the next are conservative and reversible and thus producing a CRECA. Example 8. Using the algorithm CRBF [31] , Table 5 shows a a (3,3) conservative reversible map for ECA Rule # 170. 
The (3,3) conservative reversible mapping in Table 5 for Rule #170 can be represented by the set of three binary strings as follows {10101010, 11110000, 11001100} 2 , which produces the set of Rule #{170, 240, 204}. Figure 15 shows an example of ECA discrete system dynamics for irreversible Rule #240 (Figure 15a ) versus reversible Rule #{170, 240, 204} (cf. Table 5 ) using the same initial condition {110010101} (Figure 15b ). While the evolution in Figure 15a is a non-overlapping neighbor evolution, the evolution in Figure 15c is an overlapping neighbor evolution. One notes that the irreversible overlapping-based neighbor ECA evolution for Rule #240 in Figure 15c leads to a more complex evolution than the irreversible non-overlapping-based neighbor ECA evolution for Rule #240 in Figure 15a . One can also observe that if one conducts a 3-block reversible evolution with overlapping neighbor (Figure 15d ) then several cell(s) will result with conflict values inside it, and this case will be forbidden (avoided) since the value and its "opposite" cannot possess the same spatial location (address) at the same time. Therefore, 3-block reversible non-overlapping neighbor ECA evolutions (such as in Figure 15b ) will be only used.
Given: (1a) 1-D array length l, (1b) time steps n, (2) initial condition (distribution), and (3) reversible maps { f 1 , f 2 , f 3 }, the analysis of CRECA refers to the finding of the CRECA evolution at step t + 1 from step t. While analysis is useful to explore the whole space of all potential reversible system dynamics, the opposite problem of synthesis is the more interesting problem. The synthesis problem can be stated as follows: Given (1a) 1-D array length l, (1b) discrete time steps n, (2) a priori known or assigned (i.e., a priori unknown) initial condition, and (3) the result of a total spatial evolution over time, produce the reversible maps { f 1 , f 2 , f 3 }. It turns out that, while CRECA analysis is relatively an easy problem, CRECA synthesis is a more difficult one. Fig. 15 . Discrete system dynamics for: (a) irreversible non-overlapping neighbor ECA evolution for Rule #240, (b) reversible non-overlapping neighbor ECA evolution for Rule #{170,240,204}, (c) irreversible overlapping neighbor ECA evolution for Rule #240, and (d) reversible overlapping neighbor ECA evolution for Rule #{170,240,204} where x means a cell with contradictory values (i.e., a cell with more than one value at the same spatial location.)
Modeling and processing using Swap-based circuits is important since many of the two-valued and many-valued quantum circuit implementations use two-valued and multiple-valued quantum Swap-based and Not-based gates [1, 10] . This can be important, since the Swap and Not gates are basic primitives in quantum computing, from which many other m-valued fundamental gates are built, such as [1] : (1) where t, p, and q are positive integers. 4. For top-to-down and left-to-right evolution, goto 5. 5. Since the CRECA is conservative, then by using the Swap-based reversible primitives, synthesize a reversible circuit for the CRECA map as follows:
5a. For (m = 0; m < n; m + +) For (k = 0; k ≤ (l/3) − 1; k + +) 5b. Perform one-to-one spatial mapping of permuted automaton cell a k between levels m and (m + 1) into (3,3) Swap-based reversible primitive (cf. Figure 16 ) between stages m and (m + 1) in the corresponding reversible circuit.
End
The SCRECA Algorithm [31] can be used for modeling (representation) and processing (operation) reversibly on the final resulting lattice of the ECA evolution, whether that evolution was conducted using a non-overlapping neighbor ECA evolution or an overlapping neighbor ECA evolution.
Since the elementary cellular automaton in its fundamental form is a 3-cell block, then the SCRECA algorithm is based on mapping a partition of the spatial state of the automata in blocks of three cells and then finding a suitable permutation matrix reflecting the behavior of the conservative reversible system. This simplicity of the Swap-based SCRECA algorithm is also the reason for its ability to model complex evolutions.
As SCRECA is: (1) reversible and (2) One notes that the above algorithm SCRECA can be used spatially for any of the following three cases: (a1) evolving a single automaton, (b1) evolving any set of automata at the same time, and (c1) evolving all of automata at the same time. Also, one notes that the above algorithm SCRECA can be used temporally for any of the following three cases: (a2) step-by-step automata evolution between two consecutive times (steps) (k − 1) and k, (b2) automata evolution between any two times (steps) p and q, and (c2) total automata evolution for all of steps n. While temporal complexity in methods (a2) through (c2) result in step-by-step evolution matrix transformations (i.e., matrix multiplications), methods (a1) through (c1) result in spatial complexity that determines the number of input-output permutation primitive, e.g., (3, 3) , (6, 6) , (9, 9) , etc. The determining factor for using methods (a1) -(c2) can be, for example, the complexity of possible circuit implementation of the resulting reversible circuit models.
Conclusions and Future Work
This paper presents several recent developments in the reversible and quantum logic circuit synthesis of binary and multiple-valued switching circuits. This review includes the synthesis methods and representations using: (1) spectral transforms and functional expansions, (2) group theory, and (3) cellular automata. Future work will involve more detailed investigation into cost / benefit based analysis (evaluation) of such methods. Future work will also involve items such as new group-based synthesis methods for the design of reversible and quantum circuits, and the investigation of the implementation of reversible cellular automata for the test of reversible and quantum circuits.
